A CMOS dual-band multi-mode RF front-end for the global navigation satellite system receivers of all GPS,Bei-Dou,Galileo and Glonass systems is presented.It consists of a reconfigurable low noise amplifier(LNA),a broadband active balun,a high linearity mixer and a bandgap reference(BGR)circuit.The effect of the input parasitic capacitance on the input impedance of the inductively degenerated common source LNA is analyzed in detail.By using two different LC networks at the input port and the switched capacitor at the output port,the LNA can work at two different frequency bands(1.2 GHz and 1.5 GHz)under low power consumption.The active balun uses a hybrid-connection structure to achieve high bandwidth.The mixer uses the multiple gated transistors technique to acquire a high linearity under low power consumption but does not deteriorate other performances.The measurement results of the proposed front-end achieve a noise figure of 2.1/2.0 dB,a gain of 33.9/33.8 dB and an input 1-dB compression point of 0/1 dBm at 1227.6/1575.42 MHz.The power consumption is about 16 mW under a 1.8 V power supply.
参考文献
[1] | Torre V D,Conta M,Chokkalingam R,et al.A 20 mW 3.24 mm2 fully integrated GPS radio for location based services.IEEE J Solid-State Circuits,2007,42(3):602 |
[2] | Gramegna G,Mattos P G,Losi M,et al.A 56-mW 23-mm2 single-chip 180-nm CMOS GPS receiver with 27.2-mW 4.1-mm2 radio.IEEE J Solid-State Circuits,2006,41(3):540 |
[3] | Jo J G,Lee J H,Park D,et al.An L1-band dual-mode RF receiver for GPS and Galileo in 0.18-μm CMOS.IEEE Trans Microw Theory Tech,2009,57(4):919 |
[4] | Ko J,Kim J,Cho S,et al.A 19-roW 2.6-mm2 L1/L2 dual-band CMOS GPS receiver.IEEE J Solid-State Circuits,2005,40(7):1414 |
[5] | Yoshihiro U,Masaki H,Toshimasa M,et al.CMOS front-end circuit of dual-band GPS receiver.IEICE Trans Electron,2005,88(6):1275 |
[6] | Richier C,Salome P,Mabboux G,et al.Investigation on different ESD protection strategies devoted to 3.3 V RF applications(2 GHz)in a 0.18μm CMOS process.EOS/ESD Symposium Proceeding,2000:251 |
[7] | Sivonen P,Parssinen A.Analysis and optimization of packaged inductively degenerated common-source low-noise amplifiers with ESD protection.IEEE Trans Microw Theory Tech,2005,53(4):1304 |
[8] | Yoon H K,Ismail M.A direct conversion CMOS RF front-end for IEEE 802.11 a wireless LAN.IEEE International Symposium on Micro-NanoMechatronics and Human Science,2003:1171 |
[9] | Brandolini M,Rossi P,Sanzogni D,et al.A+78 dBm IIP2 CMOS direct downconversion mixer for fully integrated UMTS receivers.IEEE J Solid-State Circuits,2006,41(3):552 |
[10] | Lee T H.The design of CMOS radio frequency integrated circuits.Cambridge:Cambridge University Press,1998 |
[11] | Xi Zhanguo,Qin Yajie,Hong Zhiliang,et al.A 3.3-V,1.9-GHz,high linear CMOS up-mixer with multi-tanh linearization technique.International Conference on ASIC,2005:355 |
[12] | Kim T W,Kim B,Lee K.Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors.IEEE J Solid-State Circuits,2004,39(1):223 |
[13] | Gao Peijun,Min Hao.A 2.4-GHz low power dual gain low noise amplifier for ZigBee.Journal of Semiconductors,2009,30(7):075007 |
[14] | Liscidini A,Mazzanti A,Tonietto R,et al.A 5.4 mW GPS CMOS quadrature front-end based on a single-stage LNA-mixer-VCO.ISSCC,2006:1892 |
[15] | Xia Wenbo,Zhang Xiaolin.A 10 mW CMOS RF front-end for portable GPS receivers.5th International Conference on Wireless Communications,Networking and Mobile Computing,2009:1 |
[16] | Yanduru N K,Low K M.A highly integrated GPS front-end for cellular applications in 90 nm CMOS.IEEE Dallas Circuits and Systems Workshop:System-on-Chip Design,Applications,Integration,and Software,2008:1 |
[17] | Cheng W C,Chan C F,Pun K P,et al.A low voltage current mode CMOS integrated receiver front-end for GPS system.Analog Integrated Circuits and Signal Processing,2010,63(1):23 |
- 下载量()
- 访问量()
- 您的评分:
-
10%
-
20%
-
30%
-
40%
-
50%