The design and measurement of a snap-shot mode cryogenic readout circuit (ROIC) for GaAs/AlGaAs QWIP FPAs was reported. CTIA input circuits with pixel level built-in electronic injection transistors were proposed to test the chip before assembly with a detector array. Design optimization techniques for cryogenic and low power are analyzed. An experimental ROIC chip of a 128 × 128 array was fabricated in 0.35μm CMOS technology. Measure-ments showed that the ROIC could operate at 77 K with low power dissipation of 35 mW. The chip has a pixel charge capacity of 2.57 × 10~6 electrons and transimpedance of 1.4 × 10~7 Ω. Measurements showed that the transimpedance non-uniformity was less than 5% with a 10 MHz readout speed and a 3.3 V supply voltage.
参考文献
| [1] | Scribner D A,Kruer M P,Killiny J M.Infrared focal plane array technology.Proc IEEE,1991,79:66 |
| [2] | Gunapala S D,Park J S,Sarusi G.15-μm 128×128 GaAs/Al_xGa_(1-x)As quantum well infrared photodetector focal plane array camera.IEEE Trans Electron Devices,1997,44:45 |
| [3] | Yang G,Sun C,Shaw T,et al.A high-dynamic range low noise focal plane readout for VLWIR application implemented with current mode background subtraction.SPIE Conference on Infrared Readout Electronics IV,1998,3360:42 |
| [4] | Tepegoz M,Akin T.A readout circuit for QWIP infrared detector arrays using current mirroring integration.ESSCIRC-2003,2003:133 |
| [5] | Kozlowski L J.Low-noise capacitive transimpedance amplifier performance versus alternative IR detector interface schemes in submicron CMOS.Infrared Readout Electronics III Proc SPIE,1996,2745:2 |
| [6] | Zhang L,Yu Z,He X.A statistical characterization of CMOS process fluctuations in subthreshold current mirrors.9th International Symposium on Quality Electronic Design,2008:152 |
| [7] | Hsieh C C,Wu C Y,Sun T P.A new cryogenic CMOS readout structure for infrared focal plane array.IEEE J Solid-State Circuits,1997,32:1192 |
| [8] | Clark W F,E1-Kareh B,Pires R G,et al.Low temperature CM-a brief review.IEEE Trans Compon,Hybrids Manuf Technol,1992,15(3):404 |
| [9] | Hafez I M,Ghibaudo G,Balestra F,et al.Impact of LDD structure on the ope ration of silicon MOSFETs at low temperature.Solid-State Electron,1995,38(2):424 |
| [10] | Allen P E,Holberg D R.CMOS analog circuit design.2nd ed.Oxford University Press,2002:269 |
- 下载量()
- 访问量()
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%