参考文献
| [1] | Chun J,Nowak E,Manley M.Process and design for ESD robustness in deep submicron CMOS technology.IEEE International Reliability Physics Symposium,1996:233 |
| [2] | Oh K H,Duwury C,Banerjee K,et al.Analysis of nonuniform ESD current distribution in deep submicron NMOS transistors.IEEE Trans Electron Devices,2002,49(12):2171 |
| [3] | Chen T Y,Ker M D.Investigation of the gate-driven effect and substrate-triggered effect on ESD robustness of CMOS devices.IEEE Trans Device Mater Reliab,2001,1(4):190 |
| [4] | Russ C,Bock K,Rasras M,et al.Non-uniform triggering of gg-nMOSt investigated by combined emission microscopy and transmission line pulsing.Electrical Overstress/Electrostatic Discharge Symposium Proceedings,1998:177 |
| [5] | Lee J H,Wu Y H,Tang C H,et al.A simple and useful layout scheme to achieve uniform current distribution for multi-finger silicided grounded-gate NMOS.IEEE International Reliability Physics Symposium,2007:588 |
| [6] | Ker M D,Chen T Y.Substrate-triggered technique for on-chip ESD protection design in a 0.18 μm salicided CMOS process.IEEE Trans Electron Devices,2003,50(2):1050 |
| [7] | Polgreen T L,Chatterjee A.Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow.IEEE Trans Electron Devices,1992,39(2):379 |
| [8] | Fujiwara S,Nakaya K,Hirano T,et al.Source engineering for ESD robust NLDMOS.Electrical Overstress/Electrostatic Discharge Symposium Proceedings,2011:1 |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%