欢迎登录材料期刊网

材料期刊网

高级检索

参考文献

[1] Nicolaidis M.Design for soft error mitigation.IEEE Trans Device Mater Reliab,2005,5(3):405
[2] Dodd P E,Shaneyfelt M R,Schwank J R,et al.Current and future challenges in radiation effects on CMOS electronics.IEEE Trans Nucl Sci,2010,57(4):1747
[3] Mavis D,Alexander D.Employing radiation hardness by design techniques with commercial integrated circuit processes.AIAA/IEEE 16th Digital Avionics Systems Conference,1997,1:2.1
[4] She X,Samudrala P.Selective triple modular redundancy for single event upset (SEU) mitigation.NASA/ESA Conference on Adaptive Hardware and Systems,2009:344
[5] She X,McElvain K S.Time multiplexed triple modular redundancy for single event upset mitigation.IEEE Trans Nucl Sci,2009,56(4):2443
[6] Wang X.Partitioning triple modular redundancy for single event upset mitigation in FPGA.International Conference on EProduct E-Service and E-Entertainment (ICEEE),2010,1:7
[7] Oliveira R,Jagirdar A,Chakraborty T J.A TMR scheme for SEU mitigation in scan flip-flops.Proc 8th Int Symp Quality Electronic Design,2007:905
[8] Golshan S,Bozorgzadeh E.SEU-aware resource binding for modular redundancy based designs on FPGAs.Design,Automation & Test in Europe Conference & Exhibition,2009:1124
[9] Rennie D J,Sachdev M.Novel soft error robust flip-flops in 65 nm CMOS.IEEE Trans Nucl Sci,2011,58(5):2470
[10] Mitra S,Ming Z,Waqas S,et al.Combinational logic soft error correction.Proc International Test Conference,2006:1
[11] Fazeli M,Patooghy A,Miremadi S G,et al.Feed-back redundancy:a power efficient SEU-tolerant latch design for deep submicron technologies.Proc 37th Annu IEEE/IFIP Int Conf Depend Syst Netw,2007:276
[12] Huang Zhengfeng,Liang Huaguo.A novel radiation hardened by design latch.Journal of Semiconductors,2009,30(3):035007
[13] Wu Lihua,Han Xiaowei,Zhao Yan,et al.Design and implementation of a programming circuit in radiation-hardened FPGA.Journal of Semiconductors,2011,32(8):085012
上一张 下一张
上一张 下一张
计量
  • 下载量()
  • 访问量()
文章评分
  • 您的评分:
  • 1
    0%
  • 2
    0%
  • 3
    0%
  • 4
    0%
  • 5
    0%