参考文献
| [1] | Park M;Perrott M H.A 78 dB SNDR 87 mW 20 MHz bandwidth continuous-time delta-sigma ADC with VCO-based integrator and quantizer implemented in 0.13 μm CMOS[J].IEEE Journal of Solid-State Circuits,200944(12):3344. |
| [2] | Taylor G;Galton I.A mostly-digital variable-rate continuoustime delta-sigma modulator ADC[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,201045(12):2634. |
| [3] | Rao S;Young B;Elshazly A.A 71 dB SFDR open loop VCO-based ADC using 2-level PWM modulation[A].,2011 |
| [4] | Daniels J;Dehaene W;Steyaert M S J.A/D conversion using asynchronous delta-sigma modulation and time-to-digital conversion[J].IEEE Trans Circuits Syst I Regular Papers,201057:2404. |
| [5] | Reddy K;Rao S;Inti R.A 16 mW 78 dB-SNDR 10 MHz-BW CT-δσ ADC using residue-cancelling VCO-based quantizer[A].,2012 |
| [6] | Ouzounov S;Roza E;Hegt J A.Analysis and design of high-performance asynchronous sigma-delta modulators with a binary quantizer[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,200541(03):588. |
| [7] | Kim J;Jang T K;Yoon Y G.Analysis and design of voltage-controlled oscillator based analog-to-digital converter[J].IEEE Trans Circuits Syst I:Regular Papers,20101(57):18. |
| [8] | Ouzounov S;Roza E;Weide G V D.A CMOS V-I converter with 75-dB SFDR and 360 μW power consumption[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,200540(07):1527. |
| [9] | Ma Zhaoxin;Bai Xuefei;Huang Lu.Design of a delay-locked-loop-based time-to-digital converter[J].Journal of Semiconductors,201334(09):095003. |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%