参考文献
| [1] | Strenz R.Embedded flash technologies and their applications:status and outlook.IEEE International Electron Devices Meeting (IEDM),2011:941,2011. |
| [2] | Sung H C,Lei T F,Hsu T H,et al.Novel program versus disturb window characterization for split-gate flash cell.IEEE Electron Device Lett,2005,26:194,2005. |
| [3] | Kianian S,Levi A,Lee D,et al.A novel 3 volts-only,small sector erase,high density flash EPROM.Symposium on VLSI Technology,Digest of Technical Papers,1994:71,1994. |
| [4] | Yeh B.Single transistor non-volatile electrically alterable semiconductor memory device.USA Patent,No.5029130,1991,1991. |
| [5] | Baek J M,Chun J H,Kwon K W.A power-efficient voltage upconverter for embedded EEPROM application.IEEE Trans Circuits Syst Ⅱ,Exp Briefs,2010,57(6):435,2010. |
| [6] | Kushnarenko A.Method and apparatus for reducing the number of programmed bits in a memory array.US Patent,No.2003/0046481 A 1,2003,2003. |
| [7] | Seo M K,Sim S H,Oh M H,et al.A 130-nm 0.9-V 66-MHz 8-Mb (256KX32) local SONOS embedded flash EEPROM.IEEE J Solid-State Circuits,2005,40:877,2005. |
| [8] | Seo M K,Lee H S.Circuit and method for controlling boosting voltage.US Patent,No.7120058 B2,2005,2005. |
| [9] | Lin E,Ly A,Nguyen H Q,et al.Circuit for compensating programming current required,depending upon programming state.US Patent,No.6853584 B2,2005,2005. |
| [10] | Se-eun O.Boost voltage generating circuit and method thereof.US Patent,No.7499333 B2,2009,2009. |
| [11] | Krzentz S V.Combined resistance-capacitance ladder voltage divider circuit.US Patent,No.5796296,1998,1998. |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%