欢迎登录材料期刊网

材料期刊网

高级检索

参考文献

[1] Wambacq P,Verbruggen B,Scheir K,et al.The potential of FinFETs for analog and RF circuit applications.IEEE Trans Circuits Syst Ⅰ,2007,54(11):76,2007.
[2] Bhat N,Vasi J.Nanoelectronics:an overview.Physics News,2011:51,2011.
[3] Shrivastava M,Baghini M S,Sachid A B,et al.A novel and robust approach for common mode feedback using IDDG FinFET.IEEE Trans Electron Devices,2008,55(11):3274,2008.
[4] Mathew L,Du Y,Thean A V Y,et al.CMOS vertical multiple independent gate field effect transistor (MIGFET).IEEE International SOI Conference,2004,2004.
[5] Mukadam,Filho O G,Zhang X,et al.Process variation compensation of a 4.6 GHz LNA in 65 nm CMOS.Proc International Symposium on Circuits and Systems (ISCAS),2010,2010.
[6] Nieuwoudt A,Ragheb T,Nejati H,et al.Increasing manufacturing yield for wideband RF CMOS LNAs in the presence of process variations.Proceedings of International Symposium on Quality Elecronic Design,2007,2007.
[7] http://ptm.asu.edu/
[8] Tsui H Y,Lau J.SPICE simulation and trade-offs ofCMOS LNA performance with source-degeneration inductor.IEEE Trans Circuits Syst Ⅱ,Analog and Digital Signal Processing,2000,47(1):62,2000.
[9] Lee T H.The design of CMOS radio-frequency integrated circuits.Cambridge University Press,1998,1998.
[10] Linten D,Sun X,Thijs S,et al.Low-power low-noise highly ESD robust LNA,and VCO design using Above-IC inductors.IEEE Custom Integrated Circuits Conference,2005,2005.
[11] Ponton D,Palestri P,Esseni D,et al.Design of ultra-wideband low-noise amplifiers in 45-nrm CMOS technology:comparison between planar bulk and SOI FinFET devices.IEEE Trans Circuits Syst Ⅰ,2009,56(5):920,2009.
[12] Nagarajan K K,Srinivasan R.Process variation compensation in independently driven double gate FinFET-based 10 GHz LNA using mixed mode TCAD simulations.European Journal of Scientific Research,2013,97(2):263,2013.
上一张 下一张
上一张 下一张
计量
  • 下载量()
  • 访问量()
文章评分
  • 您的评分:
  • 1
    0%
  • 2
    0%
  • 3
    0%
  • 4
    0%
  • 5
    0%