对光纤通信用定时恢复判决电路进行了研究,设计了由1μm耗尽型GaAs金属－半导体势垒场效应晶体管(MESFET)器件构成的判决电路和时钟提取电路。判决电路的基本单元为源耦合场效应晶体管逻辑(SCFL)电路,时钟提取电路由预处理器和锁相环构成。模拟分析表明,时钟提取电路可从输入信号中提取判决电路所需的时钟脉冲,频率达2.5GHz,判决电路可对输入信号进行正确的“0”、“1”判决,并经时钟抽样后,输出正确的数字信号,传输速率达2.5Gbit/s。实测电路可正确判决,时钟抽样后,输出正确的数字信号,传输速率达2.5Gbit/s。
Clock recovery and decision circuit applied to optical fiber communication is investigated.GaAs decision circuit and clock recovery circuit fabricated with depletion－mode GaAs metal－semiconductor field－effect transistors (MESFET's) has been designed. The base circuit cell of the decision circuit is source－coupled field－effect transistor logic (SCFL) circuit. The clock recovery circuit contains a preprocessor and a phase－locked loop (PLL). It is proved by simulation analysis that the clock recovery circuit can recover 2.5GHz clock signal from the input and the 2.5Gbit/s decision circuit can deal with input signal rightly and produce correct digital output signal after being sampled by recovered clock. It is proved by test that the 2.5Gbit/s circuit can deal with input signal and produce output signal rightly after being sampled by recovered clock.
参考文献
| [1] | 史常忻.高速GaAs集成电路[M].上海:上海交通大学出版社,1991 |
| [2] | 王廷尧.光通信设备基础[M].天津:天津科学技术出版社,1992 |
| [3] | Harrold S J.An Introduction to GaAs IC Design[M].Hertfordshire:Pretice Hall International (UK) Ltd Press,1993 |
| [4] | Omar Wing.Gallium Arsenide Digital Circuits[M].Massachusetts:Kluwer Academic Publishers,1990 |
| [5] | 赵梓森.光纤通信工程[M].北京:人民邮电出版社,1998 |
| [6] | Razavi B. .A 2.5-Gb/s 15-mW clock recovery circuit[J].IEEE Journal of Solid-State Circuits,1996(4):472-480. |
| [7] | Nati S.;Kyles I. .A monolithic gallium arsenide interval timer IC with integrated PLL clock synthesis having 500-ps single shot resolution[J].IEEE Journal of Solid-State Circuits,1997(9):1350-1356. |
- 下载量()
- 访问量()
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%