欢迎登录材料期刊网

材料期刊网

高级检索

利用掩膜注氧隔离技术(Masked SIMOX)制备图形化SOI衬底,采用与常规1μm SOI CMOS工艺兼容的工艺流程,制备了图形化SOI LDMOS 功率器件.器件的输出特性曲线中未呈现翘曲效应、开态击穿电压高于6V、关态击穿电压达到13V、泄漏电流的量级为10-8A;截止频率为8GHz;当漏工作电压3.6V,频率为1GHz时,小信号电压增益为6dB.直流和射频电学性能表明,图形化SOI LDMOS结构作为射频功率器件具有较好的开发前景.

参考文献

[1] Krishna Shenai;Erik Mc Shane.Current status and emerging trends in RF power FET technologies[A].,2001:1501.
[2] Kerry Bernstein;Norman J Rohrer.SOI circuit design concepts[M].Kluwer Academic Publisher,2000
[3] James G. Fiorenza;Jesus A. del Alamo .Experimental comparison of RF power LDMOSFETs on thin-film SOI and bulk silicon[J].IEEE Transactions on Electron Devices,2002(4):687-692.
[4] Satoshi Matsumoto;Yasushi Hiraoka;Tatsuo Sakai .Radio-frequency performance of a state-of-the-art 0.5-μm-rule thin-film SOI power MOSFET[J].IEEE Transactions on Electron Devices,2001(6):1251-1255.
[5] Changhong Ren;Jun Cai;Yung C. Liang;Pick Hong Ong;N. Balasubramanian;Johnny K. O. Sin .The partial silicon-on-insulator technology for RF power LDMOSFET devices and on-chip microinductors[J].IEEE Transactions on Electron Devices,2002(12):2271-2278.
[6] Dong Yemin;Wang Xi;Wang Xiang et al.Low defect density and planar patterned SOI materials by masked SIMOX[J].Chemical Physics Letters,2003,378:470.
[7] 富力文,阎力大.RESURF原理应用于 SOI LDMOS 晶体管[J].半导体学报,1996(04):283.
[8] E. McShane;Krishna Shenai .The design, characterization, and modeling of RF LDMOSFETs on silicon-on-insulator material[J].IEEE Transactions on Electron Devices,2002(4):643-651.
[9] Benjamin Iniguez;Jean-Pierre Raskin;Pascal Simon;Denis Flandre;Jaume Segura .A review of leakage current in SOI CMOS ICs: impact on parametric testing techniques[J].Solid-State Electronics,2003(11):1959-1967.
[10] TSUPREM4[M].Technology modeling associates inc,USA,1997
[11] Souza De MM;Cao G;Sankara Narayanan E M.Progress in silicon RF power MOS technologies-current and future trends[A].
[12] James G. Fiorenza;Dimitri A. Antoniadis;Jesus A. del ALamo .RF power LDMOSFET on SOI[J].IEEE Electron Device Letters,2001(3):139-141.
[13] Ewout P. Vandamme;Dominique M. M. -P. Schreurs;Cees van Dinther .Improved three-step de-embedding method to accurately account for the influence of pad parasitics in silicon on-wafer RF test-structures[J].IEEE Transactions on Electron Devices,2001(4):737-742.
[14] Malay Trivedi;Pankaj Khandelwal;Krishna Shenai .Performance modeling of RF power MOSFET's[J].IEEE Transactions on Electron Devices,1999(8):1794-1802.
上一张 下一张
上一张 下一张
计量
  • 下载量()
  • 访问量()
文章评分
  • 您的评分:
  • 1
    0%
  • 2
    0%
  • 3
    0%
  • 4
    0%
  • 5
    0%