欢迎登录材料期刊网

材料期刊网

高级检索

利用三维模拟软件Davinci对体硅FinFET器件进行了详细的模拟.模拟结果显示体硅Fin-FET器件能够有效的抑止短沟道效应,具有驱动电流大、散热好、成本低等优点.为了获得好的亚阚值特性,Fin的厚度要比较薄,同时Fin的高度不能太低,以保持足够的高度来抑止短沟道效应.沟道可以采用低掺杂或未掺杂设计,从而减少沟道内杂质对载流子的散射作用和杂质涨落效应对器件性能的影响.另外,为了获得合适的器件阈值电压,体硅FinFET器件应当采用功函数在中间带隙附近的材料做栅电极,同时采用适当的功函数调节方法来获得合适的阈值电压.

参考文献

[1] K Uchida.Expefimental Study on Carrier Transport Mechanism in Uhrathin-body SOI n and P MOSFETs with SOl Thickness Less Than 5 nm[J].IEDM Technical Digest,2002:47-50.
[2] Philip H S;Chart W K K;Taur Y.Self-align (top and bottom) double gate MOSFET with a 25nm thick silicon channel[A].,1997:427-430.
[3] Colinge J P;Gao M H;Romano Rodriguez A.Silicon-on-insulator gate-all-around device[A].,1990:595-598.
[4] Digh Hisamoto.A Folded-channel MOSFET for Deep--sub-tenth Micron Er[J].IEDM Teeh Dig,1998:1032-1034.
[5] 殷华湘,徐秋霞.体硅衬底上的CMOS FinFET[J].半导体学报,2003(04):351-356.
[6] Park T.Fabrication of body-tied FinFETs(Omega MOSFETs)using bulk Si wafers[A].,2003:135-136.
[7] 刘恩峰,刘晓彦,韩汝琦.FINFET的三维模拟[J].半导体学报,2002(09):909-913.
[8] Burenkov,A;Lorenz,J.Comer effect in double and triple gate FinFETs[J].European Solid-State Device Re-search,2003(s):135-138.
[9] Byung-Kil Choi;Kyoung-Rok Han;Young Min Kim;Young June Park;Jong-Ho Lee .Threshold-Voltage Modeling of Body-Tied FinFETs (Bulk FinFETs)[J].IEEE Transactions on Electron Devices,2007(3):537-545.
[10] Kanemura T;Izumida T;Aoki N.Improvement of Drive Current in Bulk-FinFET using Full 3D Process/Device Simulations[J].Simulation of Semiconductor Processes and DeviCes,2006:131-134.
[11] 任红霞,郝跃.凹槽拐角对深亚微米槽栅PMOSFET特性的影响[J].固体电子学研究与进展,2002(01):19-24,28.
[12] 任红霞,郝跃.凹槽深度与槽栅PMOSFET特性[J].半导体学报,2001(05):622-628.
上一张 下一张
上一张 下一张
计量
  • 下载量()
  • 访问量()
文章评分
  • 您的评分:
  • 1
    0%
  • 2
    0%
  • 3
    0%
  • 4
    0%
  • 5
    0%