A low power mixed signal DC offset calibration(DCOC)circuit for direct conversion receiver applications is designed.The proposed DCOC circuit features low power consumption,fast settling time and a small die area by avoiding the trade-offbetween loop response time and the high pass frequency of the DCOC servo loop in conventional analog DCOC systems.By applying the proposed DC offset correction circuitry,the output residue DC offset voltages are reduced to less than 38 mV and the DCOC loop settling time is less than 100μs.The DCOC chip is fabricated in a standard 0.13-μm CMOS technology and drains only 196 μA from a 1.2-V power supply with its chip area of only 0.372 × 0.419 mm2.
参考文献
| [1] | Laferriere P,Rahn D,Plett C,et al.A 5 GHz direct-conversion receiver with DC offset correction.IEEE ISCAS,2004:267 |
| [2] | Abidi A.Direct-conversion radio transceivers for digital communications.IEEE J Solid-State Circuits,1995,30(12):1399 |
| [3] | Razavi B.Design considerations for direct conversion receivers.IEEE Trans Circuits Syst Ⅱ:Analog and Digital Processing,1997,44(8):428 |
| [4] | Dufrene K,Boos Z,Weigel R.Digital adaptive IIP2 calibration scheme for CMOS down conversion mixers.IEEE J Solid-StateCircuits,2008,43(11):2434 |
| [5] | Cheng Z S,Bor J C.A CMOS variable gain amplifier with DC offset calibration loop for wireless communications.IEEE Proc Int Symp VLSI Design,Autom and Test,2006:1 |
| [6] | Mak P I,Seng-Pan U,Martins R P.On the design of a programmable-gain amplifier with built-in compact DC-offset cancellers for very low-voltage WLAN systems.IEEE Trans Circuits Syst Ⅰ:Regular Papers,2008,55(2):496 |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%